Impact of Precisely Positioned Dopants on the

I. INTRODUCTION
S
ILICON technology can deliver sub-10-nm devices where "every atom counts." Manipulation of atoms with high precision on such a scale, in principle, can lead to technological innovations, such as transistors with extremely short gate length [1] , quantum computing components [2] , and optoelectronic devices [3] . One possible strategy to create this next generation of devices is to precisely place individual discrete dopants (such as phosphorous atoms) in a nanoscale transistor [4] . The number and the spatial distribution of individual dopants within the transistor of modern silicon chips determine both their characteristics and their unwanted variability [5] , [6] . Hence, it is crucial to establish a direct link between the position of individual dopants and the transistors' performance [7] , [8] . At the physical limit of transistor scaling, a single phosphorous atom embedded within epitaxial silicon environment, in principle, can be used to build a single-atom transistor [9] . Although such an idea looks spectacularly attractive, the side gate architecture as explained in [9] is not really fit for the purpose of digital applications. In order to be able to reliably switch on/off such nanometer-scale transistors, the preferable transistor architecture needs to be in 3-D with a gate wrapped around the conductive channel. Such structures include FinFETs and trigate, Π-gate, Ω-gate, and gate-all-around (GAA) MOSFETs. In particular, the GAA nanowire transistors (NWTs) with a very small cross section are very promising due to their excellent electrostatic integrity and scalability down to sub-5-nm dimensions [10] . Indeed, such silicon NWTs (SNWTs) have not only been experimentally demonstrated but also been the Holy Grail of demonstrating the impact of a single dopant in the channel [11] - [15] . Importantly, at channel lengths of sub 10 nm, all of these devices exhibit both strong quantum confinement and significant source-to-drain tunneling [16] , [17] . As a result, drift-diffusion and Monte Carlo simulation methods are not sufficient to describe their behavior, and full-scale quantum transport (QT) simulations are required. A favorite algorithm for such full 3-D QT calculations is the nonequilibrium Green function (NEGF) formalism [18] , [19] . An additional strength of the 3-D NEGF method is in the potential to include consistently noncoherent scattering [20] - [22] , such as phonon interactions, through introduction of appropriate self-energy matrixes. The self-energies allow folding of the entire many-body QT algorithm into the one-particle Green function equation [23] - [25] . In our work, we neglected all sources of incoherent scattering, such as phonon interaction. The main reason for this is the 6-nm channel length of our SNWT. We believe that the inclusion of phonon scattering would have little impact on our results for the following reasons: Experiments and simulations of NWTs with 20-nm channel length and below show a high degree of ballisticity [26] , [17] . Therefore, we expect that nanowires with a channel length of 6 nm will operate close to the ballistic limit. In the highly doped source and drain regions, the scattering is dominated by impurity scattering and phonons play only a minor role. It has been shown experimentally that the access resistance of the source and drain regions dominates the experimentally measured characteristics of such devices.
In this paper, we begin with a brief description of the selfconsistent NEGF/Poisson algorithm in Section II. Section III presents the results of the simulations, including the impact of precisely placed dopants in the access region in comparison with random doping (Section III-A). In Section III-B, we investigate the effect of a single channel dopant and its position along the channel on the device performance. Lastly, Section IV summarizes the main points and conclusions of this work.
II. TRANSPORT MODEL AND DEVICE DESCRIPTION
A. Simulation Methodology
The simulations are carried out with the QT module of the GSS TCAD simulator GARAND [27] . Quantum carrier transport is described using the full 3-D NEGF simulation approach, which is a generalization of Landauer's formalism [28] - [31] used to treat many-body systems at room temperature in the context of the one-particle Green function. The Hamiltonian used in the discretization of the NEGF equations is the effective-mass Hamiltonian that folds the full crystal interaction into the electron effective masses. The effective masses of the valleys are extracted from tight binding calculations that capture the dependence of the electron band structure on the nanowire cross section. Due to the small cross section of SNWT, only four of the six valleys of the silicon conduction band were included. The two valleys that were neglected have transversal masses (0.3m e ) in the direction perpendicular to the wire axes, resulting in a larger ground-state-energy shift. As a result, the electron population in these valleys is negligible if compared to those of the other four valleys for the simulated nanowire orientation, diameter, temperature, and bias conditions. The correlation matrix G < was calculated using a recursive algorithm [32] . Boundary conditions of the Green's function equations at the contacts, which are given throughout the contact self-energies, were defined by using the algorithm described in [33] . From the correlation matrix, the electron and current densities are calculated by the following equations:
where n(E, x) and J(E, x) are the electron and current densities, respectively. The electron density is used to calculate, self-consistently, the electrostatic potential through the Poisson equation. Adaptive damping is used after the solution of the Poisson equation to limit the change in the potential and improve the convergence. The obtained solutions of the NEGF and Poisson equations are iterated until density and current converge.
B. Simulated Devices
The simulated devices are 6-nm-channel-length n-type SNWTs with a cross section of 2.2 × 2.2 nm 2 illustrated in Fig. 1 . This type of device is expected by many researchers to mark the limit of the transistor scaling. The total length of the simulated wire is (6 + 4 + 6 + 4 + 6) nm = 26 nm, where 
III. PERFORMANCE EVALUATION AND VARIABILITY
A. Impact of the Precise Dopant Placement on Performance
As a first step in our study, we carried out simulations on 50 devices with random dopants in the source and drain region reflecting the traditional way of introducing doping by using ion implementation and annealing. The current-voltage characteristics for all of these 50 microscopically different NWTs (with various impurity configurations) are presented in Fig. 2 . The nanowire with continuous doping (labeled as "smooth" in the figure) is shown for comparison. Similar to that in previously published results [34] - [36] , presence of the random dopants in the access regions leads to fluctuation of the threshold voltage and the OFF-and ON-currents. Importantly, the existence of random dopants also results in a significant reduction of the average ON-current if compared to that of the smooth transistor. At V G < 0.3, which marks the transition between the subthreshold slope and the linear region of the transistor, the device configuration with high concentration of discrete dopants close to the channel has lower gate barrier potential, leading to higher current than that in the smooth case. At V G > 0.3, the smooth device always delivers higher current than the nanowires with discrete dopants. This is directly correlated to introduction of ionized impurity scattering in the S/D regions, which leads to increasing of the access resistance. Additionally, the random dopant configurations in the access regions also result in threshold voltage and subthreshold slope variations, but these are relatively small.
Hence, it can be concluded that presence of random dopants in the access regions has significant influence over the main device characteristics. Furthermore, the average magnitude of the ON-current drops by 43% (The blue line with plus symbols in Fig. 3 ) in comparison to that of the uniformly doped purely ballistic devices (smooth). More importantly, the standard deviation of the ON-current, for all 50 transistors, is extremely high (41%). This is beyond the variability level of tolerance for the present technology. In attempt to reduce the ON-current variability and to improve the transistor performance, we created NWTs with precisely placed discrete dopants in the S/D regions. The spatial distribution of the impurities is chosen to enhance the electron injection in the channel based on our previous work [34] and preliminary calculations.
We built our transistors with dopants positioned in the middle and aligned along the device-Ch, Ch Sym, and Ch 3-D, which are illustrated at the bottom of Fig. 1 . Two of the devices presented in Fig. 1 , Ch and Ch Sym, have four precisely placed dopants, which correspond closely to the average number of dopants in the access regions. The only difference between those two SNWTs is the position of two phosphorous atoms along the wire. From our previous work and the simulations presented earlier in this section, it is clear that the choice of the impurities can dramatically impact the ON-current without affecting significantly the threshold voltage and the electrostatic integrity (subthreshold slope). For example, the symmetrically placed dopants, in the case of Ch Sym, result in high ONcurrent, which is above the average value obtained from the random dopant simulations. In the Ch Sym transistor, the ONcurrent is 71% of the maximum possible ballistic value (smooth device). Such a high level of ballisticity is unprecedented for devices with random dopants [37] . It is important to emphasize that, in the case of random dopants, the average ballisticity in this 6-nm-channel-length transistor is only 57%. Additionally, arranging the dopants asymmetrically in the S/D, Ch configuration, results in a dramatic reduction in the ON-current. Such a transistor has the lowest value of drive current among all transistors, and the ballisticity coefficient drops to 33%.
Further improvement in the transistor performance can be achieved by increasing the number of precisely placed dopants in the access regions-Ch 3-D. The "highly doped structure" shows remarkably high level of ballisticity, 81%. This is a 10% increase in the current if compared to that of the Ch Sym case.
However, the nanowire with the continuous doping still has high ON-current in comparison to all transistors with discrete dopants in the S/D. Again, in an attempt to improve even further the behavior of the devices with discrete impurities, we introduced a single phosphorous atom to the channel.
B. Precisely Placed Single Channel Dopant
There have been speculations that a single donor dopant in the channel can increase the ON-current by creating a "sombrero" potential [34] and a resonant current path between the source and the drain. In this section, we investigate the effect of a single phosphorous atom in the channel region on the performance of the SNWTs. Four test devices are considered (Ch Sym 1, Ch Sym 2, Ch Sym 3, and Ch Sym 4), and they are schematically illustrated in Fig. 4 . All four wires have symmetrically placed dopants in the S/D and one dopant in the channel. The obtained results are compared to those of the smooth and Ch Sym transistors. Three-dimensional plots of the electrostatic potential and electron density for the Ch Sym 1 device are shown in Fig. 4 at V G = 0.4 V. Presence of an impurity in the middle of the wire, combined with the maximum of the crosssection wave function, enhances the electron concentration in the center of the transistor. The same is valid for the electrostatic potential which has a localized maximum in the middle of the wire and around the single phosphorous atoms. The same conclusions can be obtained from Fig. 5 which shows the electron concentration and the current density in a plane along the channel in the center of the cross section for the Ch Sym 1 configuration at V G = 0.3 V. The electron density profile reveals that the impurities in the access regions (closer to the channel) are partially depleted by the gate potential. The J X component of the current increases around the position of the discrete phosphorous atoms as if a funnel was created by the impurity potential. This derives from an increase in electron concentration in the middle of the wire.
More elaborate information about the electron density and the potential evolution along the channel at two different gate biases is shown in Figs. 6 and 7 . The depletion of the elec- tron density in the dopants close to the channel, presented in Fig. 5 , is clearly visible in the 2-D plot in Fig. 6 . The electron concentration at the vicinity of the same impurities and the channel dopant increases with increasing of the gate potential. This is determined by the "sombrero" potential, which is a combination of the Coulomb potential of the ionized dopant and the potential associated with the electron screening charge (Fig. 7) . The potential has a double barrier shape that is specific for quasi-bound states similar to those that appear in the resonant tunneling structure. Opposite to the electron density profile along the wire, at low gate bias (V G = 0.0 V), the potential barrier between the source and the channel is high because the gate potential keeps the electrons away from the channel. As a result, the electrons from the source cannot overcome the potential barrier or tunnel through, and this results in a significantly lower electron concentration in the channel in comparison to that in the S/D contacts. At higher gate voltages (V G = 0.3 V), the potential barrier between the contacts and the channel region decreases, and as a consequence, the electrons can travel above and tunnel through the potential barrier more easily. This results in an increase of the current at higher gate voltages in general. The current-voltage characteristics of the simulated structures with a channel dopant, for the smooth and for Ch Sym transistors, are presented in Fig. 8 . Fig. 9 shows the same I D -V G curves as Fig. 8 but adjusted to deliver the same OFF-current for all devices at V G = 0.0 V. An analysis of Figs. 8 and 9 shows two important effects of the additional channel dopant over the device performance.
First, there is a threshold voltage reduction associated with the lowering of the potential barrier between the source and the drain by the dopant atom. The effect is more dramatic when the dopant is placed at the maximum of the barrier (Ch Sym 1) and almost negligible when the dopant is close to the source extension (Ch Sym 4).
Second, the channel dopant increases the Coulomb scattering in the channel region, reducing the ON-current. For example, Fig. 9 shows clearly that, for the same leakage current, the drive current drops from around 25% in the Ch Sym case to a staggering almost 200% in the Ch Sym 1 structure if compared to that of the smooth case. A detailed explanation of this behavior is based on an analysis of the corresponding transmission coefficients as a function of the energy. Fig. 10 shows the transmission spectra for smooth, Ch Sym, and the two most extreme-Ch Sym 1 and Ch Sym 4-transistors at high and low gate voltages. At V G = 0.0 V, the discrete dopants lead to resonant peaks which are very well pronounced in the Ch Sym 1 device-peaks around 0.45 and 0.7 eV. The transmission spectra for the transistor rise first, and hence, the devices have the highest leakage current at low gate biases. At V G = 0.5 V, the curves are more jagged and translated to higher energies, due to increasing of scattering inside of the channel. For all transistors with discrete dopants, the shape of the self-consistent potential around the impurities produces the so-called Fanotype resonances, which appear as asymmetric dips and peaks in the transmission [38] . The width, position, and number of the resonant peaks and antiresonant dips depend on the position of the impurity in the SNWT. Note that the transmission for the smooth device has a stair-type characteristic as expected. Therefore, the irregular shape and peaks/dips in the transmission for the devices with discrete impurities can be interpreted as a fraction of carriers being reflected back. This feature is not visible at lower gate bias because of the dominant reflection of the carriers by the channel barrier potential [39] , [40] .
The resonances are clearly shown in the distribution of density of state (DOS) along the channel as presented in Fig. 11 for the Ch Sym 1 case. The electrostatic potential along the channel is plotted in a white dashed line, which is aligned to the first subband energy at the source. This gives an opportunity to compare the position of the quasi-bound states relative to the inverted sombrero shape of the potential. The DOS is higher around the discrete dopants, and the transmission function (plotted on the left-hand side of Fig. 11 with a white solid line) has peaks which are the channel dopant energy levels.
IV. CONCLUSION
We have performed QT simulations of the impact of discrete phosphorous atoms on the operation of a GAA SNWT in order to assess its potential application in digital circuits and systems. The impact of the specific spatial configuration and of the number of discrete dopants in the transistor has been investigated in detail. The transistors that include only S/D dopants show almost negligible difference in the subthreshold slope and the threshold voltage. On the contrary, we have observed a general decrease and large variations in the drive current associated with the position of the discrete dopants due to backscattering.
Additionally, introducing an individual phosphorous atom in the channel region of the transistor leads to an even stronger deterioration in the performance of NWTs in comparison to that of the undoped channel wires, such as Ch Sym. The ONcurrent that is critical for the circuit performance is worse for all discrete dopant transistors considered in our study in comparison to that of the uniformly doped devices. Presence of backscattering and resonances, including very localized zerotransmission resonances deriving from unscreened Coulomb wells, is a common trend in the transmission functions. Furthermore, despite the lower threshold voltage, which results in a high gate voltage overdrive, all transistors with a single dopant in the channel have lower ON-current at the anticipated supply voltage of 0.6 V. These results provide guidance to the development of the next-generation components with sub-10-nm dimensions for the semiconductor industry.
